We introduce a method to train Binarized Neural Networks (BNNs) -neural networks with binary weights and activations at run-time. At training-time the binary weights and activations are used for computing the parameters gradients. During the forward pass, BNNs drastically reduce memory size and accesses, and replace most arithmetic operations with bit-wise operations, which is expected to substantially improve power-efficiency. To validate the effectiveness of BNNs we conduct two sets of experiments on the Torch7 and Theano frameworks. On both, BNNs achieved nearly state-of-the-art results over the MNIST, CIFAR-10 and SVHN datasets. Last but not least, we wrote a binary matrix multiplication GPU kernel with which it is possible to run our MNIST BNN 7 times faster than with an unoptimized GPU kernel, without suffering any loss in classification accuracy. The code for training and running our BNNs is available on-line.
Introduction
Deep Neural Networks (DNNs) have substantially pushed Artificial Intelligence (AI) limits in a wide range of tasks, including but not limited to object recognition from images (Krizhevsky et al., 2012; Szegedy et al., 2014) , speech recognition Sainath et al., 2013) , statistical machine translation (Devlin et al., 2014; Sutskever et al., 2014; Bahdanau et al., 2015) , Atari and Go games (Mnih et al., 2015; Silver et al., 2016) , and even abstract art (Mordvintsev et al., 2015) .
Today, DNNs are almost exclusively trained on one or many very fast and power-hungry Graphic Processing Units (GPUs) (Coates et al., 2013) . As a result, it is often a challenge to run DNNs on target low-power devices, and substantial research efforts are invested in speeding up DNNs at run-time on both general-purpose (Vanhoucke et al., 2011; Gong et al., 2014; Romero et al., 2014; Han et al., 2015) and specialized computer hardware (Farabet et al., 2011a; b; Pham et al., 2012; Chen et al., 2014a; b; Esser et al., 2015) . This paper makes the following contributions:
• We introduce a method to train Binarized-NeuralNetworks (BNNs), neural networks with binary weights and activations, at run-time, and when computing the parameters gradients at train-time (see Section 1).
• We conduct two sets of experiments, each implemented on a different framework, namely Torch7 (Collobert et al., 2011) and Theano (Bergstra et al., 2010; Bastien et al., 2012) , which show that it is possible to train BNNs on MNIST, CIFAR-10 and SVHN and achieve nearly state-of-the-art results (see Section 2).
• We show that during the forward pass (both at runtime and train-time), BNNs drastically reduce memory consumption (size and number of accesses), and replace most arithmetic operations with bit-wise operations, which potentially lead to a substantial increase in power-efficiency (see Section 3). Moreover, a binarized CNN can lead to binary convolution kernel repetitions; We argue that dedicated hardware could reduce the time complexity by 60% .
• Last but not least, we programed a binary matrix multiplication GPU kernel with which it is possible to run our MNIST BNN 7 times faster than with an unoptimized GPU kernel, without suffering any loss in classification accuracy (see Section 4).
• The code for training and running our BNNs is available on-line (In both Theano framework 1 and Torch framework 2 ).
Binarized Neural Networks
In this section, we detail our binarization function, show how we use it to compute the parameters gradients, and how we backpropagate through it.
Deterministic vs Stochastic Binarization
When training a BNN, we constrain both the weights and the activations to either +1 or −1. Those two values are very advantageous from a hardware perspective, as we explain in Section 4. In order to transform the real-valued variables into those two values, we use two different binarization functions, as in . Our first binarization function is deterministic:
where x b is the binarized variable (weight or activation) and x the real-valued variable. It is very straightforward to implement and works quite well in practice. Our second binarization function is stochastic:
where σ is the "hard sigmoid" function:
The stochastic binarization is more appealing than the sign function, but harder to implement as it requires the hardware to generate random bits when quantizing. As a result, we mostly use the deterministic binarization function (i.e, the sign function), with the exception of activations at train-time in some of our experiments.
Gradient Computation and Accumulation
Although our BNN training method uses binary weights and activation to compute the parameters gradients, the real-valued gradients of the weights are accumulated in real-valued variables, as per Algorithm 1. Real-valued weights are likely required for Stochasic Gradient Descent (SGD) to work at all. SGD explores the space of parameters in small and noisy steps, and that noise is averaged out by the stochastic gradient contributions accumulated in each weight. Therefore, it is important to keep sufficient resolution for these accumulators, which at first glance suggests that high precision is absolutely required.
Moreover, adding noise to weights and activations when computing the parameters gradients provide a form of regularization that can help to generalize better, as previously shown with variational weight noise (Graves, 2011) , Dropout (Srivastava, 2013; Srivastava et al., 2014) and DropConnect (Wan et al., 2013) . Our method of training BNNs can be seen as a variant of Dropout, in which instead of randomly setting half of the activations to zero when computing the parameters gradients, we binarize both the activations and the weights.
Propagating Gradients Through Discretization
The derivative of the sign function is zero almost everywhere, making it apparently incompatible with backpropagation, since the exact gradient of the cost with respect to the quantities before the discretization (pre-activations or weights) would be zero. Note that this remains true even if stochastic quantization is used. Bengio (2013) studied the question of estimating or propagating gradients through stochastic discrete neurons. They found in their experiments that the fastest training was obtained when using the "straight-through estimator," previously introduced in Hinton (2012) 's lectures.
We follow a similar approach but use the version of the straight-through estimator that takes into account the saturation effect, and does use deterministic rather than stochastic sampling of the bit. Consider the sign function quantization q = Sign(r), and assume that an estimator g q of the gradient ∂C ∂q has been obtained (with the straight-through estimator when needed). Then, our straight-through estimator of ∂C ∂r is simply g r = g q 1 |r|≤1 .
Note that this preserves the gradient's information and cancels the gradient when r is too large. Not cancelling the gradient when r is too large significantly worsens the performance. The use of this straight-through estimator is illustrated in Algorithm 1. The derivative 1 |r|≤1 can also be Algorithm 1 Training a BNN. C is the cost function for minibatch, λ -the learning rate decay factor and L the number of layers.
• indicates element-wise multiplication. The function Binarize() specifies how to (stochastically or deterministically) binarize the activations and weights, and Clip(), how to clip the weights. BatchNorm() specifies how to batch-normalize the activations, using either batch normalization (Ioffe & Szegedy, 2015) or its shift-based variant we describe in Algorithm 3. BackBatchNorm() specifies how to backpropagate through the normalization. Update() specifies how to update the parameters when their gradients are known, using either ADAM (Kingma & Ba, 2014) or the shift-based AdaMax we describe in Algorithm 4.
Require: a minibatch of inputs and targets (a 0 , a * ), previous weights W , previous BatchNorm parameters θ, weights initialization coefficients from (Glorot & Bengio, 2010 ) γ, and previous learning rate η. Ensure: updated weights W t+1 , updated BatchNorm parameters θ t+1 and updated learning rate η t+1 . {1. Computing the parameters gradients:} {1.1. Forward propagation:
end for {2. Accumulating the parameters gradients:
Algorithm 2 Shift based Batch Normalizing Transform, applied to activation x over a mini-batch. AP 2(x) = sign(x) × 2 round(log2|x|) is the approximate power-of-2 3 , and stands for both left and right binary shift. Require: Values of x over a mini-batch: B = {x 1...m };
Parameters to be learned: γ, β Ensure:
x i {scale and shift} Algorithm 3 Shift based Batch Normalizing Transform, applied to activation (x) over a mini-batch. Where AP2 is the approximate power-of-2 and stands for both left and right binary shift. Require: Values of x over a mini-batch: B = {x 1...m };
x i {scale and shift} seen as propagating the gradient through hard tanh, which is the following piece-wise linear activation function:
For hidden units, we use the sign function non-linearity to obtain binary activations, and for weights we combine two ingredients:
• Constrain each real-valued weight between -1 and 1, by projecting w r to -1 or 1 when the weight update brings w r outside of [−1, 1], i.e., clipping the weights during training, as per Algorithm 1. The real-valued weights would otherwise grow very large without any impact on the binary weights.
• When using a weight w r , quantize it using
This is consistent with the gradient canceling when |w r | > 1, according to Eq. 4.
Algorithm 4 Shift based AdaMax learning rule (Kingma & Ba, 2014) . g 2 t indicates the element-wise square g t • g t . Good default settings are α = 2 −10 , 1−β 1 = 2 −3 , 1−β 2 = 2 −10 . All operations on vectors are element-wise. With β t 1 and β t 2 we denote β 1 and β 2 to the power t. Require: Previous parameters θ t−1 and their gradient g t , and learning rate α. Ensure: Updated parameters θ t {Biased 1st and 2nd raw moment estimates:
Algorithm 5 Running a BNN. L is the number of layers.
Require: a vector of 8-bit inputs a 0 , the binary weights W b , and the BatchNorm parameters θ.
Shift based Batch Normalization
Batch Normalization (BN) (Ioffe & Szegedy, 2015) , accelerates the training and also seems to reduces the overall impact of the weights' scale. The normalization noise may also help to regularize the model. However, at train-time, BN requires many multiplications (calculating the standard deviation and dividing by it), namely, dividing by the running variance (the weighted mean of the training set activation variance). Although the number of scaling calculations is the same as the number of neurons, in the case of ConvNets this number is quite large. For example, in the CIFAR-10 dataset (using our architecture), the first convolution layer, consisting of only 128×3×3 filter masks, converts an image of size 3 × 32 × 32 to size 3 × 128 × 28 × 28, which is two orders of magnitude larger than the number of weights. To achieve the results that BN would obtain, we use a shift-based batch normalization (SBN) technique. detailed in Algorithm 3. SBN approximates BN almost without multiplications. In the experiment we conducted we did not observe accuracy loss when using the shift based BN algorithm instead of the vanilla BN algorithm.
Shift based AdaMax
The ADAM learning rule (Kingma & Ba, 2014 ) also seems to reduce the impact of the weight scale. Since ADAM requires many multiplications, we suggest using instead the shift-based AdaMax we detail in Algorithm 4. In the experiment we conducted we did not observe accuracy loss when using the shift-based AdaMax algorithm instead of the vanilla ADAM algorithm.
First Layer
In a BNN, only the binarized values of the weights and activations are used in all calculations. As the output of one layer is the input of the next, all the layers inputs are binary, with the exception of the first layer. However, we do not believe this to be a major issue. First, in computer vision, the input representation typically has much fewer channels (e.g, Red, Green and Blue) than internal representations (e.g, 512). As a result, the first layer of a ConvNet is often the smallest convolution layer, both in terms of parameters and computations (Szegedy et al., 2014) .
Second, it is relatively easy to handle continuous-valued inputs as fixed point numbers, with m bits of precision. For example, in the common case of 8-bit fixed point inputs:
where x is a vector of 1024 8-bit inputs, x 8 1 is the most significant bit of the first input, w b is a vector of 1024 1-bit weights, and s is the resulting weighted sum. This trick is used in Algorithm 5.
Benchmark Results
We conduct two sets of experiments, each based on a different framework, namely Torch7 (Collobert et al., 2011) and Theano (Bergstra et al., 2010; Bastien et al., 2012) . Other than the framework, the two sets of experiments are very similar:
• In both sets of experiments, we obtain near state-ofthe-art results with BNNs on MNIST, CIFAR-10 and the SVHN benchmark datasets.
• In our Torch7 experiments, the activations are stochastically binarized at train-time, whereas in our Theano experiments they are deterministically binarized.
• In our Torch7 experiments, we use the shift-based BN (Baldassi et al., 2015) 1.35% --Binarized weights, during training and test BinaryConnect 1.29± 0.08% 2.30% 9.90% Binarized activations+weights, during test EBP (Cheng et al., 2015) 2.2± 0.1% --Bitwise DNNs (Kim & Smaragdis, 2016) 1.33% --Ternary weights, binary activations, during test 1.45% --No binarization (standard results) Maxout Networks (Goodfellow et al.) 0 and AdaMax variants, which are detailed in Algorithms 3 and 4, whereas in our Theano experiments, we use vanilla BN and ADAM.
MLP on MNIST (Theano)
MNIST is an image classification benchmark dataset (LeCun et al., 1998) . It consists of a training set of 60K and a test set of 10K 28 × 28 gray-scale images representing digits ranging from 0 to 9. In order for this benchmark to remain a challenge, we did not use any convolution, data-augmentation, preprocessing or unsupervised learning. The MLP we train on MNIST consists of 3 hidden layers of 4096 binary units (see Section 1) and a L2-SVM output layer; L2-SVM has been shown to perform better than Softmax on several classification benchmarks unique 2D filters (where k is the filter size), filter replication is very common. For instance, on our CIFAR-10 ConvNet, only 42% of the filters are unique. (Tang, 2013; Lee et al., 2014) . We regularize the model with Dropout (Srivastava, 2013; Srivastava et al., 2014) . The square hinge loss is minimized with the ADAM adaptive learning rate method (Kingma & Ba, 2014) . We use an exponentially decaying global learning rate, as per Algorithm 1, and also scale the learning rates of the weights with their initialization coefficients from (Glorot & Bengio, 2010) , as suggested by Courbariaux et al. (2015) . We use Batch Normalization with a minibatch of size 100 to speed up the training. As is typical, we use the last 10K samples of the training set as a validation set for early stopping and model selection. We report the test error rate associated with the best validation error rate after 1000 epochs (we do not retrain on the validation set). The results are reported in Table 1 .
MLP on MNIST (Torch7)
We use a similar architecture as in our Theano experiments, without dropout, and with 2048 binary units per layer instead of 4096. Additionally, we use the shift base AdaMax and BN (with a minibatch of size 100) instead of the vanilla implementations, to reduce the number of multiplications. Likewise, we decay the learning rate by using a 1-bit right shift every 10 epochs. The results are presented in Table 1 .
ConvNet on CIFAR-10 (Theano)
CIFAR-10 is an image classification benchmark dataset. It consists of a training set of size 50K and a test set of size 10K, where instance are 32 × 32 color images representing airplanes, automobiles, birds, cats, deer, dogs, frogs, horses, ships and trucks. We do not use any preprocessing or data-augmentation (which can really be a game changer for this dataset (Graham, 2014) ). The architecture of our ConvNet is the same architecture as ?'s except for the binarization of the activations. Courbariaux et al. (2015) 's architecture is itself mainly inspired by VGG (Simonyan & Zisserman, 2015) . The square hinge loss is minimized with ADAM. We use an exponentially decaying learning rate, as we did for MNIST. We scale the learning rates of the weights with their initialization coefficients from (Glorot & Bengio, 2010) . We use Batch Normalization with a minibatch of size 50 to speed up the training. We use the last 5000 samples of the training set as a validation set. We report the test error rate associated with the best validation error rate after 500 training epochs (we do not retrain on the validation set). The results are presented in Table 1 and Figure 1 .
ConvNet on CIFAR-10 (Torch7)
We use the same architecture as in our Theano experiments. We apply shift-based AdaMax and BN (with a minibatch of size 200) instead of the vanilla implementations to reduce the number of multiplications. Likewise, we decay the learning rate by using a 1-bit right shift every 50 epochs. The results are presented in Table 1 and Figure 1. 
ConvNet on SVHN
SVHN is also an image classification benchmark dataset. It consists of a training set of size 604K examples and a test set of size 26K, where instances are 32 × 32 color images representing digits ranging from 0 to 9. In both sets of experiments, we follow the same procedure used for the CIFAR-10 experiments, with a few notable exceptions: we use half the number of units in the convolution layers, and we train for 200 epochs instead of 500 (because SVHN is a much larger dataset than CIFAR-10). The results are given in Table 1 .
Very Power Efficient in Forward Pass
Computer hardware, be it general-purpose or specialized, is composed of memories, arithmetic operators and control Table 3 . Energy consumption of memory accesses (Horowitz, 2014) Memory size 64-bit memory access 8K 10pJ
logic. During the forward pass (both at run-time and traintime), BNNs drastically reduce memory size and accesses, and replace most arithmetic operations with bit-wise operations, which might lead to a great increase in powerefficiency. Moreover, a binarized CNN can lead to binary convolution kernel repetitions, and we argue that dedicated hardware could reduce the time complexity by 60% .
Memory Size and Accesses
Improving computing performance has always been and remains a challenge. Over the last decade, power has been the main constraint on performance (Horowitz, 2014) . This is why much research effort has been devoted to reducing the energy consumption of neural networks. Horowitz (2014) provides rough numbers for the computations' energy consumption (the given numbers are for 45nm technology) as summarized in Tables 2 and 3 . Importantly, we can see that memory accesses typically consume more energy than arithmetic operations, and memory access' cost augments with memory size. In comparison with 32-bit DNNs, BNNs require 32 times smaller memory size and 32 times fewer memory accesses. This is expected to reduce energy consumption drastically (i.e., more than 32 times).
XNOR-Count
Applying a DNN mainly consists of convolutions and matrix multiplications. The key arithmetic operation of deep learning is thus the multiply-accumulate operation. Artificial neurons are basically multiply-accumulators computing weighted sums of their inputs. In BNNs, both the activations and the weights are constrained to either −1 or +1. As a result, most of the 32-bit floating point multiplyaccumulations are replaced by 1-bit XNOR-count operations. This could have a big impact on deep learning dedicated hardware. For instance, a 32-bit floating point multiplier costs about 200 Xilinx FPGA slices (Govindu et al., 2004; Beauchamp et al., 2006) , whereas a 1-bit XNOR gate only costs a single slice.
Exploiting Filter Repetitions
When using a ConvNet architecture with binary weights, the number of unique filters is bounded by the filter size. For example, in our implementation we use filters of size 3 × 3, so the maximum number of unique 2D filters is 2 9 = 512. However, this should not prevent expanding the number of feature maps beyond this number, since the actual filter is a 3D matrix. Assuming we have M filters in the convolutional layer, we have to store a 4D weight matrix of size M × M −1 × k × k. Consequently, the number of unique filters is 2
we apply each filter on the map and perform the required multiply-accumulate (MAC) operations (in our case, using XNOR and popcount operations). Since we now have binary filters, many 2D filters of size k ×k repeat themselves. By using dedicated hardware/software, we can apply only the unique 2D filters on each feature map and sum the result wisely to receive each 3D filter's convolutional result. Note that an inverse filter (i.e., [-1,1,-1] is the inverse of [1,-1,1]) can also be treated as a repetition; it is merely a multiplication of the original filter by -1. For example, in our ConvNet architecture trained on the CIFAR-10 benchmark, there are only 42% unique filters per layer on average. Hence we can reduce the number of the XNORpopcount operations by 3.
Seven Times Faster on GPU at Run-Time
It is possible to speed up GPU implementations of BNNs, by using a method sometimes called SIMD (single instruction, multiple data) within a register (SWAR). The basic idea of SWAR is to concatenate groups of 32 binary variables into 32-bit registers, and thus obtain a 32-times speed-up on bitwise operations (e.g, XNOR). Using SWAR, it is possible to evaluate 32 connections with only 3 instructions:
where a 1 is the resulting weighted sum, and a are the concatenated inputs and weights. Those 3 instructions (accumulation, popcount, xnor) take 1 + 4 + 1 = 6 clock cycles on recent Nvidia GPUs (and if they were to become a fused instruction, it would only take a single clock cycle). Consequently, we obtain a theoretical Nvidia GPU speed-up of factor of 32/6 ≈ 5.3. In practice, this speed-up is quite easy to obtain as the memory bandwidth to computation ratio is also increased by 6 times.
In order to validate those theoretical results, we programed two GPU kernels:
• The first kernel (baseline) is a quite unoptimized ma- Figure 3 . The first three columns represent the time it takes to perform a 8192 × 8192 × 8192 (binary) matrix multiplication on a GTX750 Nvidia GPU, depending on which kernel is used. We can see that our XNOR kernel is 23 times faster than our baseline kernel and 3.4 times faster than cuBLAS. The next three columns represent the time it takes to run the MLP from Section 2 on the full MNIST test set. As MNIST's images are not binary, the first layer's computations are always performed by the baseline kernel. The last three columns show that the MLP accuracy does not depend on which kernel is used.
trix multiplication kernel.
• The second kernel (XNOR) is nearly identical to the baseline kernel, except that it uses the SWAR method, as in Equation (8).
The two GPU kernels return identical outputs when their inputs are constrained to −1 or +1 (but not otherwise). The XNOR kernel is about 23 times faster than the baseline kernel and 3.4 times faster than cuBLAS, as shown in Figure  3 . Last but not least, the MLP from Section 2 runs 7 times faster with the XNOR kernel than with the baseline kernel, without suffering any loss in classification accuracy (see Figure 3 ).
Discussion and Related Work
Until recently, the use of extremely low-precision networks (binary in the extreme case) was believed to be highly destructive to the network performance (Courbariaux et al., 2014) . Soudry et al. (2014) ; ? showed the contrary by showing that good performance could be achieved even if all neurons and weights are binarized to ±1 . This was done using Expectation BackPropagation (EBP), a variational Bayesian approach, which infers networks with bi-nary weights and neurons by updating the posterior distributions over the weights. These distributions are updated by differentiating their parameters (e.g., mean values) via the back propagation (BP) algorithm. Esser et al. (2015) implemented a fully binary network at run time using a very similar approach to EBP, showing significant improvement in energy efficiency. The drawback of EBP is that the binarized parameters were only used during inference.
The probabilistic idea behind EBP was extended in the BinaryConnect algorithm of Courbariaux et al. (2015) . In BinaryConnect, the real-valued version of the weights is saved and used as a key reference for the binarization process. The binarization noise is independent between different weights, either by construction (by using stochastic quantization) or by assumption (a common simplification; see Spang (1962) . The noise would have little effect on the next neuron's input because the input is a summation over many weighted neurons. Thus, the real-valued version could be updated by the back propagated error by simply ignoring the binarization noise in the update. Using this method, Courbariaux et al. (2015) were the first to binarize weights in CNNs and achieved near state-ofthe-art performance on several datasets. They also argued that noisy weights provide a form of regularization, which could help to improve generalization, as previously shown in (Wan et al., 2013) . This method binarized weights while still maintaining full precision neurons. Lin et al. (2015) carried over the work of Courbariaux et al. (2015) to the back-propagation process by quantizing the representations at each layer of the network, to convert some of the remaining multiplications into binary shifts by restricting the neurons values of power-of-two integers. Lin et al. (2015) 's work and ours seem to share similar characteristics . However, their approach continues to use full precision weights during the test phase. Moreover, Lin et al. (2015) quantize the neurons only during the back propagation process, and not during forward propagation.
Other research (Baldassi et al., 2015) showed that fully binary training and testing is possible in an array of committee machines with randomized input, where only one weight layer is being adjusted. Judd et al. and Gong et al. aimed to compress a fully trained high precision network by using a quantization or matrix factorization methods. These methods required training the network with full precision weights and neurons, thus requiring numerous MAC operations avoided by the proposed BNN algorithm. focused on a fixed-point neural network design and achieved performance almost identical to that of the floating-point architecture. Kim et al. (2014) provided evidence that DNNs with ternary weights, used on a dedicated circuit, consume very low power and can be operated with only on-chip memory, at run time. Sung et al. also indicated satisfactory empirical performance of neural networks with 8-bit precision. Kim & Paris (2015) retrained neural networks with binary weights and activations.
So far, to the best of our knowledge, no work has succeeded in binarizing weights and neurons, at the inference phase and the entire training phase of a deep network. This was achieved in the present work. We relied on the idea that binarization can be done stochastically, or be approximated as random noise. This was previously done for the weights by Courbariaux et al. (2015) , but our BNNs extend this to the activations. Note that the binary activations are especially important for ConvNets, where there are typically many more neurons than free weights. This allows highly efficient operation of the binarized DNN at run time, and at the forward propagation phase during training. Moreover, our training method has almost no multiplications, and therefore might be implemented efficiently in dedicated hardware. However, we have to save the value of the full precision weights. This is a remaining computational bottleneck during training, since it requires relatively high energy resources. Novel memory devices might be used to alleviate this issue in the future; see e.g. (Soudry et al.) .
Conclusion
We have introduced BNNs, DNNs with binary weights and activations at run-time and when computing the parameters gradients at train-time (see Section 1). We have conducted two sets of experiments on two different frameworks, Torch7 and Theano, which show that it is possible to train BNNs on MNIST, CIFAR-10 and SVHN, and achieve nearly state-of-the-art results (see Section 2). Moreover, during the forward pass (both at run-time and train-time), BNNs drastically reduce memory size and accesses, and replace most arithmetic operations with bit-wise operations, which might lead to a great increase in power-efficiency (see Section 3). Last but not least, we programed a binary matrix multiplication GPU kernel with which it is possible to run our MNIST MLP 7 times faster than with an unoptimized GPU kernel, without suffering any loss in classification accuracy (see Section 4). Future works should explore how to extend the speed-up to train-time (e.g., by binarizing some gradients), and also extend benchmark results to other models (e.g, RNN) and datasets (e.g, ImageNet).
